

Program Highlights		
19th August 2012 (Sunday)		
1:30PM--2:00PM	Delegate Arrival and Registration	
2:00PM--3:00PM	Session -- 01 (Ph. D. Forum)	
3:00PM--4:30PM	Session – 02 (SS--Projects)	ISVLSI Committee Meeting
20th August 2012 (Monday)		
8:00AM -- 8:30AM	Registration, Breakfast	
8:30AM -- 8:45AM	Inaugural Event	
8:45AM -- 9:45AM	Keynote Address	
9:45AM -- 10:00AM	Break	
10:00AM -- 11:00AM	Session – 03 (NoC)	Session – 04 (Thermal)
11:00AM -- 12:30PM	Session – 05 (SS--Crypto-Architecture)	Session – 06 (SS--RRAM)
12:30PM -- 2:00PM	Lunch	
2:00PM -- 3:00PM	Session – 07 (Logic-Synthesis)	Session – 08 (Advanced-Circuit)
3:00PM -- 4:00PM	Session – 09 (Emerging-Technology)	Session – 10 (Hardware-Security)
4:00PM -- 4:15PM	Tea break	
4:15PM -- 5:00PM	Plenary Talk -- 1	
5:00PM -- 6:00PM	Session – 11 (Reliability)	Session – 12 (Reversible-Design)
6:00PM -- 6:30PM	Break	
6:30PM -- 8:30PM	Symposium Banquet	
21st August 2012 (Tuesday)		
8:00AM -- 8:30AM	Registration, Breakfast	
8:30AM -- 9:15AM	Plenary Talk -- 2	
9:15AM -- 10:15AM	Session – 13 (Datapath-Design)	Session – 14 (Design-Architecture)
10:15AM -- 11:15AM	Session – 15 (Analog-Design)	Session – 16 (SS--Parser)
11:15AM -- 12:15PM	Session – 17 (Design-Fabric)	Session – 18 (Design-Modeling)
12:15PM -- 1:45PM	Lunch	
1:45PM -- 2:30PM	Plenary Talk -- 3	
2:30PM -- 4:00PM	Session – 19 (SS--Secure-Systems)	Session – 20 (SS--EMT)
4:00PM -- 5:30PM	Session -- 21 (SS--NVM)	
5:30PM -- 5:45PM	ISVLSI 2012 Closing Remarks	

INTENTIONALLY LEFT BLANK

Program Schedule

19th August 2012 (Sunday)

1:30PM- -2:00PM	Delegate Arrival and Registration	
2:00PM- -3:00PM	Session -- 01	
	Session Title: Ph. D. Forum Session Chair: Michael Hübner, michael.huebner@ruhr-uni-bochum.de , Karlsruhe Institute of Technology, Germany Papers: Youngsoo Kim, William W Edmonson and Winsor E Alexander: A Dataflow Framework for DSP Algorithm Refinement Daniel Limbrick: Impact of Logic Synthesis on Soft Error Rate of Digital Integrated Circuits Himanshu Thapliyal and Nagarajan Ranganathan: Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies Sudip Roy, Partha P. Chakrabarti, and Bhargab B. Bhattacharya: Algorithms for On-Chip Solution Preparation using Digital Microfluidic Biochips	
3:00PM- -4:30PM	Session – 02	ISVLSI Committee Meeting
	Session Title: Projects Session Chair: Juergen Becker, juergen.becker@kit.edu , Karlsruhe Institute of Technology Jürgen Becker: Architecture oriented paraLlelization for high performance embedded Multicore systems using scilAb Gabriel Marchesan Almeida: FlexTiles: A self-adaptive heterogeneous many-core architecture based on flexible tiles Zlatko Petrov: Rendering FPGAs to Multi-Core Embedded Computing	
20th August 2012 (Monday)		
8:00AM -- 8:30AM	Registration, Breakfast	

8:30AM -- 8:45AM	Inaugural Event	
8:45AM -- 9:45AM	Keynote Address	
9:45AM -- 10:00AM	Andrew Kahng, abk@cs.ucsd.edu , The University of California San Diego, Title: DfX and Signoff: The Coming Challenges and Opportunities	
9:45AM -- 10:00AM	Break	
10:00AM -- 11:00AM	Session – 03	Session – 04
11:00AM	<p>Session Title: NOC/Router Design</p> <p>Session Chair: Soumyaroop Roy, soumyaroop.roy@amd.com, AMD and Mentor Graphics, Kunal_Ganeshpure@mentor.com</p> <p>Papers:</p> <p>Maryam Bahmani, Abbas Sheibanyrad, Frederic Petrot, Florentine Dubois, and Paolo Durante: A 3D-NoC Router Implementation exploiting Vertically-Partially-Connected Topologies</p> <p>Vinitha Palaniveloo and Arcot Sowmya: Formal estimation of worst case communication latency in a Network on chip</p> <p>Marios Evripidou, Chrysostomos Nicopoulos, Vassos Soteriou, and Jongman Kim : Virtualizing Virtual Channels for Increased Network-on-Chip Robustness and Upgradeability</p> <p>Infall Syafalni and Tsutomu Sasao: A Fast Head-Tail Expression Minimizer for TCAM Reduction—Application to Packet Classification</p>	<p>Session Title: Thermal Analysis and 3D IC Design</p> <p>Session Chair: Aida Todri, todri@lirmm.fr, French National Center for Scientific Research, France and Helena Silva, helena.silva@uconn.edu, University of Connecticut</p> <p>Papers:</p> <p>Bing Shi, Ankur Srivastava, and Avram Bar-Cohen: Hybrid 3D-IC Cooling System Using Micro-Fluidic Cooling and Thermal TSVs</p> <p>Eric Guthmuller, Ivan Miro-Panades, and Alain Greiner: Adaptive Stackable 3D Cache Architecture for Manycores</p> <p>Kunal Ganeshpure and Sandip Kundu: Reducing Temperature Variation in 3D Integrated Circuits using Heat Pipes</p> <p>Simone Corbetta, Davide Zoni, and William Fornaciari: A Temperature and Reliability Oriented Simulation Framework for Multi-Core Architectures</p>
11:00AM -- 12:30PM	Session – 05	Session – 06
12:30PM	<p>Session Title: VLSI Architectures, Designs, and Implementations of Cryptographic Systems for Constrained Resources Environments</p> <p>Session Chair:</p>	<p>Session Title: RRAM and Computing</p> <p>Session Chairs: Dhiresha Kudithipudi, dxkeec@rit.edu, Rochester Institute of Technology and Garrett S. Rose, garrett.rose@rl.af.mil, Airforce research</p>

	<p>Nicolas Sklavos, nsklavos@ieee.org, Technological Educational Institute of Patras, Greece</p> <p>Papers:</p> <p>Neil Hanley and Maire O'Neill: Hardware Comparison of the ISO/IEC 29192-2 Block Ciphers</p> <p>Ignacio Algreto-Badillo, Claudia Feregrino, Miguel Morales, and René Cumplido: Throughput and Efficiency Analysis of Unrolled Hardware Architectures for the SHA-2 Family</p> <p>N. Sklavos, P. Kitsos, and O. Koufopavlou: VLSI Design and Implementation of Homophonic Security System</p>	<p>Laboratory</p> <p>Papers:</p> <p>Rashmi Jha and Branden Long: Understanding the Switching Mechanism in Transition Metal Oxide Based ReRAM Devices</p> <p>A. Faraclas, N. Williams, F. Dirisaglik, K. Cil, A. Gokirmak, and H. Silva: Operation dynamics of phase-change memory cells and the role of access devices</p> <p>Jeyavijayan Rajendran, Garrett S. Rose, Ramesh Karri, and Miodrag Potkonjak: Nano-PPUF: A Memristor-based Security Primitive</p> <p>Ganesh Khedkar and Dhireesha Kudithipudi: RRAM motifs for mitigating power-attacks in 3D-IC's</p>
<p>12:30PM -- 2:00PM</p>	<p>Lunch</p>	
<p>2:00PM -- 3:00PM</p>	<p style="text-align: center;">Session – 07</p> <p>Session Title: Logic Synthesis and Testing</p> <p>Session Chair: Soumyaroop Roy, soumyaroop.roy@amd.com, AMD and Mahadevan Gomathisankaran, mgomathi@unt.edu, University of North Texas</p> <p>Papers:</p> <p>Maciej Nikodem, Marek Bawiec, and Janusz Biernat: Synthesis of Multithreshold Threshold Gates</p> <p>Yingying Zhang, Emmanuel Rodriguez, Hao Zheng, and Chris Myers: An Improvement in Partial Order Reduction Using Behavioral Analysis</p> <p>Kunal Ganeshpure and Sandip Kundu: A DFT Methodology for Repairing</p>	<p style="text-align: center;">Session – 08</p> <p>Session Title: Advanced Circuit Design Techniques</p> <p>Session Chair: Xiaowei Li, lxw@ict.ac.cn, Chinese Academy of Sciences, China and Helena Silva, helena.silva@uconn.edu, University of Connecticut</p> <p>Papers:</p> <p>Arunkumar Vijayakumar, Raghavan Kumar, and Sandip Kundu: On Design of Low Cost Power Supply Noise Detection Sensor for Microprocessors</p> <p>Arun A. Balakrishnan, V. Suresh Babu and M. R. Baiju: Analog CMOS Implementation of Fast Fourier Transform Using Current Mirror Circuits</p>

	<p>Embedded Memories of Large MPSoCs</p> <p>Sanga Chaki, Chandan Giri, and Hafizur Rahaman: Binary Difference Based Test Data Compression for NoC Based SoCs</p>	<p>Trivikrama Rao, Ashudeb Dutta, Shivgovind Singh, Arijit De, and Bhibu Dutta Sahoo: A Tuneable CMOS Pulse Generator For Detecting The Cracks In Concrete Walls</p> <p>Xuelian Liu and John F. McDonald: A Wide Band Locking Range Quarter-Phase Generator PLL Using 0.13um BiCMOS Technology</p>
<p>3:00PM -- 4:00PM</p>	<p style="text-align: center;">Session – 09</p> <p>Session Title: Emerging Circuit Technologies</p> <p>Session Chairs: Aida Todri, todri@lirmm.fr, French National Center for Scientific Research, France, and Ashok Srivastava, eesriv@lsu.edu, Louisiana State University</p> <p>Papers:</p> <p>Amlan Chakrabarti, Chiachun Lin, and Niraj Jha: Design of Quantum Circuits for Random Walk Algorithms</p> <p>Mahesh Poolakkaparambil, Jimson Mathew, and S. P. Mohanty: An Investigation of Concurrent Error Detection over Binary Galois Fields in CNTFET and QCA Technologies</p> <p>Mohsen M. Arjmand, Mohsen Soryani, Keivan Navi, and Mohammad A. Tehrani: A Novel Ternary-to-Binary Converter in Quantum-dot Cellular Automata</p> <p>Ravindhiran Mukundrajan, Matthew Cotter, Vinay Saripalli, Mary Jane Irwin, Suman Datta, and Vijaykrishnan Narayanan: Ultra Low Power Circuit Design using Tunnel FETs</p>	<p style="text-align: center;">Session – 10</p> <p>Session Title: Hardware Security</p> <p>Session Chair: Ambar Sarkar, ambar.sarkar@paradigm-works.com, Paradigm Works and Kunal Ganeshpure, Mentor Graphics, Kunal.Ganeshpure@mentor.com</p> <p>Papers:</p> <p>Apostolos Fournaris and Odysseas Koufopavlou: Protecting CRT RSA against Fault and Power Side Channel Attacks</p> <p>Raghavan Kumar, Vinay C Patil, and Sandip Kundu: On Design of Temperature Invariant Physically Unclonable Functions based on Ring Oscillators</p> <p>Domenic Forte and Ankur Srivastava: Manipulating Manufacturing Variations for Better Silicon-Based Physically Unclonable Functions</p> <p>Yuejian Fang and Zhonghai Wu: A New Parallel Processor Architecture for Genus 2 Hyperelliptic Curve Cryptosystems</p>
<p>4:00PM -- 4:15PM</p>	Tea break	
<p>4:15PM -- 5:00PM</p>	Plenary Talk – 1	
	<p>Fadi Kurdahi, kurdahi@uci.edu, University of California, Irvine, Title: Application-</p>	

	aware System Design for late and post silicon eras	
5:00PM -- 6:00PM	<p style="text-align: center;">Session – 11</p> <p>Session Title: Reliability and fault tolerance</p> <p>Session Chairs: Aswin Sreedhar, aswin.sreedhar@intel.com, Intel Corporation and Jiang Xu, jiang.xu@ust.hk, The Hong Kong University of Science and Technology</p> <p>Papers:</p> <p>Hong Luo, Yu Wang, Yu Cao, Yuan Xie, Yuchun Ma, and Huazhong Yang: Temporal Performance Degradation under RTN: Evaluation and Mitigation for Nanoscale Circuits</p> <p>Rishad A Shafik, Bashir M. Al-Hashimi, Jimson Mathew, Dhiraj Pradhan, and Saraju Mohanty: RAEF: A Power Normalized System-level Reliability Analysis and Estimation Framework</p> <p>Tao Jin and Shuai Wang: Aging-Aware Instruction Cache Design by Duty Cycle Balancing</p>	<p style="text-align: center;">Session – 12</p> <p>Session Title: Reversible Design technologies</p> <p>Session Chair: Ambar Sarkar, ambar.sarkar@paradigm-works.com, Paradigm Works and Ashok Srivastava, eesriv@lsu.edu, Louisiana State University</p> <p>Papers:</p> <p>Chetan Vudadha, P. Sai Phaneendra, V. Sreehari, Syed Ershad Ahmed, N. Moorthy Muthukrishnan, and M. B. Srinivas: Design of Prefix-Based Optimal Reversible Comparator</p> <p>Saurabh Kotiyal, Himanshu Thapliyal, and Nagarajan Ranganathan: Mach-Zehnder: Interferometer Based All Optical Reversible NOR Gates</p> <p>Robert Wille, Mathias Soeken, Eleonora Schönborn, and Rolf Drechsler: Circuit Line Minimization in the HDL-based Synthesis of Reversible Logic</p> <p>Matthew Morrison and Nagarajan Ranganathan: Analysis of Reversible Logic Based Sequential Computing Structures using Quantum Mechanics Principles</p>
6:00PM -- 6:30PM	Break	
6:30PM -- 8:30PM	Symposium Banquet	
21st August 2012 (Tuesday)		
8:00AM -- 8:30AM	Registration, Breakfast	
8:30AM -- 9:15AM	Plenary Talk – 2	
	Abhijit Chatterjee, abhijit.chatterjee@ece.gatech.edu , The Georgia Institute of Technology, Title: RF/Mixed-Signal Real-Time Adaptation for Error Resilience, Low	

Power and Performance	
<p>9:15AM -- 10:15AM</p>	<div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p style="text-align: center;">Session – 13</p> <p>Session Title: Datapath Design and Partitioning</p> <p>Session Chair: Bill Bowhill, bill.bowhill@intel.com, Intel Corporation and Spyros Tragoudas, spyros@engr.siu.edu, Southern Illinois University Carbondale</p> <p>Papers:</p> <p>Chetan Vudadha, P. Sai Phaneendra, Syed Ershad Ahmed, V. Sreehari, N. Moorthy Muthukrishnan, and M. B. Srinivas: Design and Analysis of Reversible Ripple, Prefix and Prefix-Ripple Hybrid Adders</p> <p>Matthew Morrison, Matthew Lewandowski, and Nagarajan Ranganathan: Design of a Tree-Based Comparator and Memory Unit Based on a Novel Reversible Logic Structures</p> <p>Tung Thanh Hoang and Per Larsson-Edefors: Data-Width-Driven Power Gating of Integer Arithmetic Circuits</p> <p>Yu Jiang, Hehua Zhang, Xun Jiao, Xiaoyu Song, William N. N. Hung, Ming Gu, and Jiaguang Sun: Uncertain Model and Algorithm for Hardware/Software Partitioning</p> </div> <div style="width: 48%;"> <p style="text-align: center;">Session – 14</p> <p>Session Title: Design Architecture</p> <p>Session Chair: Xiaowei Li, lxw@ict.ac.cn, Chinese Academy of Sciences, China and Chandramouli Gopalakrishnan, Synopsys gcmouli@synopsys.com</p> <p>Papers:</p> <p>Venkateswaran Nagarajan, Vinesh Srinivasan, Ramsrivatsa Kannan, Prashanth Thinakaran, Rajagopal Hariharan, Bharanidharan Vasudevan, Nachiappan Chidambaram Nachiappan, Karthikeyan Palavedu Saravanan, Aswin Sridharan, Vigneshwaran Sankaran, Vignesh Adhinarayanan, V.S. Vignesh, and Ravindhiran Mukundrajan: Compilation Accelerator on Silicon</p> <p>Oliver Arnold, Benedikt Nöthen, and Gerhard Fettweis: Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit</p> <p>Venkateswaran Nagarajan, Rajagopal Hariharan, Vinesh Srinivasan, Ram Srivatsa Kannan, Prashanth Thinakaran, Vigneshwaran Sankaran, Bharanidharan Vasudevan, Ravindhiran Mukundrajan, Nachiappan Chidambaram Nachiappan, Aswin Sridharan, Karthikeyan Palavedu Saravanan, Vignesh Adhinarayanan, and Vignesh Veppur Sankaranarayanan: SCOC IP Cores for Custom Built Supercomputing Nodes</p> <p>Marco Aurelio Nuño Maganda, Miguel Arias-Estrada, Cesar Torres-Huitzil, Hector Aviles-Arriaga, Yahir Hernandez-Mier, and Miguel Morales-Sandoval: A Hardware Architecture for Image Clustering Using Spiking Neural Networks</p> </div> </div>

<p>10:15AM -- 11:15AM</p>	<p style="text-align: center;">Session – 15</p> <p>Session Title: Analog Design</p> <p>Session Chairs: Alex K. Jones, akjones@pitt.edu, University of Pittsburgh and Aswin Sreedhar, aswin.sreedhar@intel.com, Intel Corporation</p> <p>Papers:</p> <p>Geng Zheng, Saraju Mohanty, and Elias Kougianos: Metamodel-Assisted Fast and Accurate Optimization of an OP-AMP for Biomedical Applications</p> <p>Arnab Khawas and Siddhartha Mukhopadhyay: Variance Optimization of CMOS OpAmp Performances using Experimental Design Approach</p> <p>Oghenekarho Okobiah, Saraju Mohanty, Elias Kougianos, Oleg Garitselov, and Geng Zheng: Stochastic Gradient Descent Optimization for Low Power Nanoscale CMOS Thermal Sensor Design</p>	<p style="text-align: center;">Session – 16</p> <p>Session Title: Methodology for Efficient Multi-threading of Parsers in EDA Tools</p> <p>Session Chair: Chandramouli Gopalakrishnan, Synopsys gcmouli@synopsys.com</p> <p>Papers:</p> <p>Prakash Shanbag, Saibal Ghosh, and Chandramouli Gopalakrishnan, Methodology for efficient Multi-threading in EDA Parsers</p> <p>Prakash Shanbag, Saibal Ghosh, and Chandramouli Gopalakrishnan, A Case Study in developing an efficient Multi-threaded EDA Parser - Synopsys SDF Parser</p>
<p>11:15AM – 12:15PM</p>	<p style="text-align: center;">Session – 17</p> <p>Session Title: Design Fabric and Microfluidic Design</p> <p>Session Chair: Bill Bowhill, Intel Corporation, bill.bowhill@intel.com, and Alex K. Jones, akjones@pitt.edu, University of Pittsburgh</p> <p>Papers:</p> <p>Luca Montesi, Zeljko Zilic, Takahiro Hanyu, and Daisuke Suzuki: Building Blocks to Use in Innovative non-Volatile FPGA Architecture Based on MTJs.</p> <p>Takahiro Watanabe and Minoru Watanabe.: 0.18 um CMOS process high-sensitive differential optically reconfigurable gate array VLSI</p>	<p style="text-align: center;">Session – 18</p> <p>Session Title: Design Modeling and Analysis</p> <p>Session Chair: Nicolas Sklavos, nsklavos@ieee.org, Technological Educational Institute of Patras, Greece and Yiyu Shi, yshi@mst.edu, Missouri Science & Technology</p> <p>Papers:</p> <p>Oghenekarho Okobiah, Saraju Mohanty, and Elias Kougianos: Geostatistical-Inspired Metamodeling and Optimization of Nano-CMOS Circuits</p> <p>John Lee, Puneet Gupta, and Fedor Pikus: Parametric Hierarchy Recovery in Layout Extracted Netlists</p>

	<p>Debasis Mitra, Sudip Roy, Krishnendu Chakrabarty, and Bhargab B. Bhattacharya: On-Chip Sample Preparation with Multiple Dilutions using Digital Microfluidics</p> <p>Pranab Roy, Rupam Bhattacharjee, Hafizur Rahaman and Parthasarathi Dasgupta: A new algorithm for routing-aware net placement in cross-referencing digital microfluidic biochips</p>	<p>Raul Chipana, Eduardo Chielle, Fernanda Kastensmidt, Jorge Tonfat, and Ricardo Reis: Evaluating Circuit Error Probability Due to SET in Clock Tree Networks</p> <p>Chandra Babu Dara, Themistoklis Haniotakis, and Spyros Tragoudas: Delay Analysis for an N-Input Current Mode Threshold Logic Gate</p>
12:15PM -- 1:45PM	Lunch	
1:45PM -- 2:30PM	Plenary Talk – 3	
2:30PM	Fabio Campi, fabio.campi@st.com , ST Microelectronics, Title: The Low Power Era: Opportunities for Architecture Design	
2:30PM -- 4:00PM	<p style="text-align: center;">Session – 19</p> <p>Session Title: New Techniques for Secure Embedded Systems</p> <p>Session Chair: Mahadevan Gomathisankaran, mgomathi@unt.edu, University of North Texas</p> <p>Papers:</p> <p>Ashok Srivastava and Rajiv Soundararajan: Testing of Trusted CMOS Data Converters</p> <p>Pei-Wen Luo, Tao Wang, Chin-Long Wey, Liang-Chia Cheng, Bih-Lan Sheu, and Yiyu Shi: Reliable Power Delivery System Design for Three-Dimensional Integrated Circuits</p> <p>Mahadevan Gomathisankaran and Akhilesh Tyagi: A Novel Design of Secure and Private Circuits</p> <p>Arun K. Kanuparthi, Ramesh Karri, Gaston Ormazabal, and Sateesh K. Addepalli: A Survey of Microarchitecture Support for Embedded Processor Security</p>	<p style="text-align: center;">Session – 20</p> <p>Session Title: System Innovations with Emerging Memory Technologies</p> <p>Session Chair: Vijaykrishnan Narayanan, vijay@cse.psu.edu, The Pennsylvania State University</p> <p>Papers:</p> <p>Xiuyuan Bi, Hai Li, and Jae-Joon Kim: Analysis and Optimization of Thermal Effect on STT-RAM Based 3-D Stacked Cache Design</p> <p>Zili Shao, Naehyuck Chang, and Nikil Dutt: PTL: PCM Translation Layer</p> <p>Hyung Gyu Lee, Seungcheol Baek, Jongman Kim, and Chrysostomos Nicopoulos: A Compression-based Hybrid MLC/SLC Management Technique for Phase-Change Memory Systems</p> <p>Matt Poremba and Yuan Xie: NVMMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories</p>

<p>4:00PM -- 5:30PM</p>	<p style="text-align: center;">Session -- 21</p> <p>Session Title: Hardware-Software Co-design for Emerging NVM</p> <p>Session Chair: Hai (Helen) Li, hli@poly.edu, Polytechnic Institute of NYU</p> <p>Papers:</p> <p>Zili Shao, Yongpan Liu, Yiran Chen, and Tao Li: Utilizing PCM for Energy and Power Optimization in Embedded Systems</p> <p>Yong Li and Alex K. Jones: Cross-Layer Techniques for Optimizing Systems Utilizing Memories with Asymmetric Access Characteristics</p> <p>Qingan Li, Liang Shi, Jianhua Li, Chun Jason Xue, and Yanxiang He: Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache</p>	
<p>5:30PM -- 5:45PM</p>	<p>ISVLSI 2012 Closing Remarks</p>	